Novel CMOS active pixel structures for vertex detector applications have been designed and tested. The overriding goal of this work is to increase the signal to noise ratio of the sensors and readout circuits. A large-area native epitaxial silicon photogate was designed with the aim of increasing the charge collected per struck pixel and to reduce charge diffusion to neighboring pixels. The photogate then transfers the charge to a low capacitance readout node to maintain a high charge to voltage conversion gain. Two techniques for noise reduction are also presented. The first is a per-pixel kT/C noise reduction circuit that produces results similar to traditional correlated double sampling (CDS). It has the advantage of requiring only one read, as compared to two for CDS, and no external storage or subtraction is needed. The technique reduced input-referred temporal noise by a factor of 2.5, to 12.8 e -. Finally, a columnlevel active reset technique is explored that suppresses kT/C noise during pixel reset. In tests, noise was reduced by a factor of 7.6 times, to an estimated 5.1 einput-referred noise. The technique also dramatically reduces fixed pattern (pedestal) noise, by up to a factor of 21 in our tests. The latter feature may possibly reduce pixel-by-pixel pedestal differences to levels low enough to permit sparse data scan without per-pixel offset corrections.
I. INTRODUCTION
Recent work has demonstrated that standard CMOS active pixel sensors (APS) [1] can be used to detect minimum ionizing particles with high spatial resolution and good signal to noise [2] [3] [4] [5] [6] [7] [8] . These use integrated sensors and readout circuitry (Fig. 1) , and do not require wire or bump-bonding between the two. The advantages over traditional hybrid approaches are greatly reduced cost and the potential for vastly larger pixel counts and densities. However, challenges remain in terms of their signal to noise, readout speed, and to obtain the benefits of sparse readout. High signal to noise is necessary in large arrays to suppress false hits that are merely due to noise. Correlated double sampling (CDS) is a traditional method of reducing noise, particularly kT/C reset noise, but in the case of typical CMOS APS, it requires two full reads, full frame storage, and an external subtraction. The two reads slows down the readout process, and a method of reducing noise while speeding the readout and processing is important. This Manuscript paper presents three new attempts to increase signal to noise, reduce readout overhead, and to progress towards practical sparse readout.
II. NATIVE EPITAXIAL SILICON CMOS PHOTOGATES
One problem with the use of CMOS APS is that the photodiode node must have small capacitance in order to obtain high charge to voltage conversion gain. This rquires that the area of the photodiode be kept small, and hence a given diode will pick up only a fraction of the total liberated charge. The remaining charge will diffuse to a region of neighboring pixels or will recombine. This significantly lowers the signal to noise ratio of the system. The use of a CMOS photogate, as opposed to a photodiode, may improve this situation. A photogate ( Fig. 2) resembles one bit of a CCD. Electrons created in the epi layer diffuse to a broad field region created directly below the large area photogate, which is biased at a higher potential. They are held there until the photogate voltage is dropped to below the transfer gate voltage, at which point they migrate to the higherpotential, lower capacitance, readout node. The readout node must be periodically reset and the photogate must be continually cycled to keep the region directly under the photogate depleted. In principle, the photogate can deliver both higher local charge collection by virtue of its large area, and high charge-to-voltage conversion gain due to charge transfer to a low-capacitance readout node. Photogates can make CDS more convenient, since they eliminate the requirement, in APS, for complete frame storage of the first sample. Instead, two reads, one right before charge transfer, and one afterward, can take place within the readout of one row of pixels. Only Novel Integrated CMOS Pixel Structures for Vertex Detectors one row of storage is necessary, though two reads and subtraction are still required.
An example photogate pixel layout is shown in Fig. 3 . The large area covering most of the pixel is the photogate (PG) transistor. The upper right hand corner shows the transfer gate (TX) and readout circuitry. In CCD's, these gates overlap, but this is not possible in a single-polysilicon process such as the one used here. Our photogate structure differs from the standard CMOS photogate in several ways ( Fig. 2 ). It is a "native epitaxial silicon" photogate in that it is constructed directly in the higher-resistivity epitaxial silicon instead of lying in a p-well, as would be normal. This permits it to collect charge from the epi region without the interference of a p-well. In addition, there is a small gap and no diffusion or field-oxide between the PG and TX gates, a compromise solution that maximizes the charge transfer efficiency under the circumstances. The size of the gap between PG and TX is critical, however. Simulations demonstrate that too large a gap can lead to insufficient transverse field and create a potential barrier to the transfer of electrons. Figure 4 shows the potential voltage and electron concentration laterally across the photogate (from left to right including the PG, TX and the readout diffusion), during transfer, given a 0.4 µm gap between PG and TX. We can see a monotonic increase in potential voltage which allows an unimpeded transfer of electrons. Extend that gap to 0.8 µm, as shown in Fig. 5 , and a dip in the potential voltage is seen, which would block the transfer of electrons. The distance in the actually fabricated circuit was 0.45 µm.
Tests with a variety of fabricated photogate structures are in progress. Pixels including differences in various details, such as the boundaries of the p-wells, the inclusion of diffusion between PG and TX, the elimination of the TX gate, large area photodiodes with a TX gate, etc., have been fabricated. Electrical tests of the photogate circuit have demonstrated sensitivity to Fe-55 X-rays, and that it succeeds in collecting charge. Full charge transfer has been achieved on a test structure including the same photogate shown in Fig. 3 but without transfer gate. However, proper operation of the transfer gate has not yet been established. Figure 6 shows the response of the photogate-only (no transfer gate) structure to Fe-55 X-rays varying steady-state PG voltage. Color indicates the number of occurrences for each ADC count and PG voltage. The best response was at PG=1.5 V, however a clear 5.9 keV peak was difficult to see. Some other results have also been puzzling. One difficult to understand result is that charge transfer times are slow compared to simulations, and that a fraction of the expected charge is being lost. One theory that is being explored is the possibility that a large fraction of the collected charge is trapped by surface states in the very large photogate area, over which the collected charge density may only be a few electrons per square micrometer. Standard CMOS does not allow for buried channels or pinning that would reduce this trapping. It may come to pass that photogates will have difficulties in this application until more specialized processes become available.
III. PER-PIXEL KT/C NOISE REDUCTION
We have fabricated and tested a per-pixel circuit that is demonstrated to substantially reduce kT/C noise. It holds the advantage of requiring only one read and no external subtraction. Depicted in Figs. 7 and 8 , it shows a photodiode, its reset switch T1, a source-follower T3-T4, a coupling capacitor C2, an additional reset switch T2, and readout circuitry T5-T6. The basic idea is to store the large kT/C noise offset from the T1 reset, which is on a low-capacitance node, across the much larger coupling capacitance C2. In this way, the over-all kT/C noise is substantially determined by the larger value of C2, and is hence reduced. Figure 9 shows the timing operation of the per-pixel noise reduction. The small Δt between the conclusion of Reset1 and Reset2 stores the kT/C noise offset of the diode node across C2. Normal charge integration and readout follows. It is interesting to note that by switching the Reset1 and Reset2 concluding time ( Fig. 9 ), operation with and without "CDS" can take place, allowing direct comparisons. During CDS operation, output noise is reduced by:
where ASF1 is the gain of the additional source follower T3-T4. The test circuit was fabricated without the benefit of a highdensity capacitor structure. Instead, a stack of polysilicon and metal layers formed the capacitor. However, measurements substantially match the theoretically expected noise reduction, and projections were also made that take into account the higher C2 value that would be possible with a typical doublepolysilicon or metal-insulator-metal capacitor. The results are summarized in Table 1 . It should be noted that the measured noise, using this technique, compared very favorably to the best result using traditional CDS (10.34 e -), and may be superior when highdensity capacitors are used. Yet this technique requires only one read and no external subtraction. It's therefore much faster and more convenient. Drawbacks include having slightly reduced gain due to the extra source follower, and of requiring additional power. The added per-pixel power is only used during reset and readout however, and can be turned on one row at a time, so this is a fairly minor concern. This simple technique shows significant promise.
IV. ACTIVE RESET NOISE REDUCTION
A chip testing a variation on a relatively new method of kT/C noise reduction, "active reset" [9] , here implemented at the column level, was fabricated and measured. The technique appears particularly well suited to applications where high sensitivity and low noise are required.
Column-level active reset requires one additional transistor per pixel, bringing the total to 4 in an otherwise-traditional APS, and a per-column op-amp (Fig. 10) . The added transistor per pixel controls the gate of the reset transistor M1. The test chip is in a 0.5 µm process, including a 10-12 µm epitaxial region, and contains several sectors of pixels, each with different photodiodes and/or other circuit variations. These variations allowed noise comparisons with different photodiode and feedback capacitances, including tests with explicitly added additional feedback capacitance. Fig. 10 : Basic active reset schematic diagram. A single pixel is shown, along with the per-column op-amp and chip-wide output multiplexing. Fig. 11 : Simplified active reset model. The capacitance that is amplified is the parasitic gate to source capacitance of the reset transistor M1. Some test pixels included additional explicit capacitance to strengthen the effect. The transconductance of the reset transistor is also modulated by the feedback.
The two most important feedback mechanisms of active reset are the amplification of feedback capacitance and hence the increase in the effective capacitance on the photodiode during reset due to the Miller effect (reducing kT/C reset noise), and the control of the resetting current via negative feedback. The first feedback loop is via the gate-to-drain capacitance of the photodiode reset transistor M1. This capacitance is amplified by a factor of (A+1), where A is the open-loop gain of the column-level op-amp. The second feedback is through transconductance of the reset transistor M1. Noise on the photodiode node will be reduced by the opposing, amplified, modulation of the drain current in the reset transistor. Theoretical analysis also shows that the portion of image lag due to different input signals causing different subsequent dark currents will also be reduced by a factor of (A+1). Finally, active reset techniques can reduce FPN, particularly FPN within each column where differing op-amp offsets are not an issue, by stabilizing the different pixel outputs against a reference voltage.
Readout noise of ~44 microvolts and a dynamic range of ~90 dB (~15 bits), rms, was measured on a sector with large photodiodes. Noise measurements on small photodiodes suitable for the vertex tracking application showed the greatest improvement in noise, and the technique looks very promising. While output noise measurements are accurate, it should be stated that input-referred noise values are calculations that depend on a conservative, carefully estimated value of the read node capacitance.
The results for the small photodiode pixels are summarized in Table 2 . Output noise of 120 µV, rms, was measured using active reset, as compared to 910 µV with a standard reset. Noise of ~5.1 electrons, rms, referred back to the photodiode node, was estimated on the small photodiode pixels (~5.8 fF estimated diode node capacitance). This compares to ~38.3 electrons when measured with a standard "hard" reset, for a factor of ~7.6 improvement. Row and column fixed pattern noise (FPN) were also improved, with measurements of 0.048% and 0.27%, respectively, as compared to 1% for both in an equivalent normal hard reset.. Active reset looks very promising for several reasons. It significantly reduces both temporal and fixed pattern noise, yet it does not affect the gain of the system as the previous perpixel "CDS" circuit does. It obtains similar or better noise reduction as conventional CDS. In particular, traditional CDS actually increases all sources of noise that are not correlated between samples, while active reset does not. Although reset is slower (this can be pipelined), it requires only one read and no subtraction.
The FPN reduction becomes particularly interesting if sparse data readout is considered. In normal APS readout, FPN can be higher than the signal levels seen in vertex applications, and hence pixel-by-pixel pedestal subtraction may be required, posing a substantial burden. With active reset, the dramatic reduction in FPN noise within each column may negate that need, at least with a little additional effort, and only per column offset cancellation may be necessary -a far easier proposition.
V. SUMMARY AND CONCLUSIONS
Several new CMOS active pixel circuits for vertex tracking applications have been designed and tested. Native epitaxial silicon photogate variations are being investigated for their potential to increase local charge collection while preserving high charge to voltage gain. A fast per-pixel kT/C noise reduction circuit was tested and found to yield results competitive with traditional CDS, with 12.8 e-input referred noise measured, and 9.3 e-noise projected with the use of high-density capacitors. A column-level active reset noise reduction circuit was tested to reduce temporal noise by a factor of 7.6 and fixed-pattern (pedestal) noise by up to 21 times. Input referred noise was estimated to drop from 38.3 e to 5.1 e -.
